Abstract-In this paper, a new approach is taken to design sense amplifier based flip-flop (SAFF) to improve
INTRODUCTION
This paper is based on the analysis of basic memory elements called flip-flops. In order to achieve a design that is both highly efficient and high performance, it is necessary to take care while designing these memory elements i.e flip-flops and latches. We have proposed a new SAFF using GDI technique in which GDI latch has been used. First we modified existing design by applying GDI technique to flip-flop stage, then a new design is introduced by applying GDI technique in the sensing stage of flip-flop. Simulation results proved that proposed design is better than modified and existing SAFF. 89.042391 e-015 Both modified and proposed designs are dual edge triggered while existing design is single edge triggered. As given in Table I , power-delay product of modified and proposed designs is equivalent but less than existing design. Hence, proposed and modified design is superior over existing design in terms of PDP. Total number of transistors in existing, modified and proposed SAFF is 18, 16 and 10 respectively. Area overhead of proposed design is least.
II. SENSE AMPLIFIER BASED FLIP-FLOP

IV.
SIMULATION AND COMPARISON Simulation Environment: All the circuits have been simulated using BISM 3V3 45nm technology on Tanner EDA tool. To make the impartial testing environment, all the circuits have been simulated on the same input patterns. All experimental results for temperature, frequencies and capacitance are carried out at VDD=1.25 V Pre-layout Simulation Comparison: Performance comparison of both modified and proposed SAFF Design with existing SAFF Design: In this paper, various parameters are compared in order to prove the superiority of modified and proposed design over existing SAFF. Fig. 10 shows that power consumption of existing SAFF is largest among modified and proposed SAFF. Power consumption of modified and proposed SAFF is almost comparable. Fig.  11 shows that as supply voltage is increasing, power consumption of modified design is least while it is highest for proposed design. Hence, modified design is power economical according to pre-layout simulations in terms of power consumption. There is a continuous decrease in delay with rise in supply voltage and this variation is same for all designs as shown in Fig.12. Fig.13 shows that power consumption is almost increasing with respect to frequency. In this case, power consumption is least for proposed design while it is highest for modified design. Fig.14 shows that delay variation is same for all of the three designs with respect to frequency. Fig.15 shows that power consumption across output load capacitance is highest for existing SAFF, while it is least for proposed SAFF and almost comparable with modified design. As capacitance value increases, delay for all the three designs remains constant. This behavior is shown in Fig.16 . Existing SAFF is compared with modified SAFF and proposed SAFF. Modified SAFF and proposed SAFF designs are proved to be better than existing SAFF. On the basis of simulation results, power-delay product of modified SAFF is least at 1.25 volts. Hence, proposed design proved to be better as compared to modified design in terms of power consumption, PDP as well as parasitic capacitance.
